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CHAPTER 1. Introduction 
Recent advancements in high-bandwidth applications have led to the need for increased 
data rates in chip to chip communications. These transceiver circuits are comprised of sev-
eral building blocks including clock and data recovery systems (CDR), frequency synthesizers 
(FSN), data serializers/deserializers (SERDES), output line drivers, limiting amplifiers, and 
data equalizers. As data rates increase into the gigabit per second realm, transceiver solutions 
become more difficult to implement as package and process parasitics become a limiting factor. 
Although gigabit data rates can easily be achieved using III — V compounds or heterojunction 
bipolar transistors (HBT), these processes suffer from several limitations including: low yield, 
high power consumption, and high cost of fabrication. Due to these issues, transceiver solu-
tions in standard silicon CMOS processes become very attractive. Although CMOS devices 
have lower operating frequencies than III — V compounds or graded-gap materials, the ever 
decreasing transistor gate length has allowed standard CMOS processes to achieve the transis-
tor speeds needed for gigabit rate transceiver design. This project focuses on the design and 
test of several building blocks related to a gigabit rate transceiver, with focus on the current 
mode logic (CML) blocks used in SERDES design as well as the output line driver. CML logic 
cells were used to design aloes-power, 7-Gb/s pseudo-random bit sequence (PRBS) generator. 
In the design of these circuits, emphasis was placed on design for test with respect to the 
measurement equipment impedance, transmission lines, test board design, and wafer probing. 
The resulting design was fabricated through MOSIS using the TSMC 0.18~cm process. This 
thesis covers circuit analysis, simulated results, and lab measurements. 
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1.1 General Overview 
A review of literature that is relevant to this thesis subject is given in Section 1.2. This 
review covers recent publications in the area of high-speed data transmission, with a focus on 
pseudo-random pattern generation techniques and output drivers. Review of a basic transceiver 
architecture is given in Chapter 2. This chapter goes over the building blocks of a physical 
layer transmitter and receiver, as well as a discussion of how the circuits that were designed 
for this thesis fit into the transceiver system. Chapters 3 through 5 discuss the transistor 
level design and verification of the PRBS generator, output driver, and system biasing. These 
chapters contain information on transistor sizing for given circuit specifications, as well as 
simulation results and schematics. Layout and verification of the top-level design is given 
in Chapter 6. Verification simulations, layout issues, parasitic estimation, and electrostatic 
discharge protection are all discussed in this chapter. Chapter 7 provides the measured results 
that were taken on the fabricated integrated circuit in the lab. This discussion includes test 
board design, test setup, and measured results from the die. 
1.2 Literature Review 
In past years III — V compounds and graded-gap silicon technologies such as Silicon-
Germanium (Site), have resulted in the creation of transceiver building blocks into the 60-
Gb/s range (1; 2; 3). These high data rate circuits are suitable for the demanding bandwidth 
requirements of optical fiber links. Although high-speed circuits can be realized in these 
technologies, the price is paid through expensive fabrication processes, low yields, long turn-
around times, and high power consumption (4). Regardless of these issues, advanced processes 
that can achieve these high data rates are used simply because there are currently no other 
solutions. 
Although not reaching the speeds attained in the advanced processes mentioned above, 
CMOS building blocks of 10-Gb/s have been reported using small feature size (0.18µm) tran-
sistor lengths. Most reported works describing high-speed mixed signal design with CML logic 
gates are found in papers related to SERDES. In (6) a 10-Gb/s, 1:8 demultiplexer is reported 
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using using current mode logic. In this design, the authors use a feedback type CML logic gate 
to reduce the transistor threshold voltage fluctuation, resulting in a higher maximum operating 
frequency. Another reported demultiplexer circuit uses redundant multi-valued logic to attain 
10-Gb/s data rates (7) . The use of multi-valued logic allows the internal sampling frequency of 
the demultiplexer to be 4th of the input data stream, compared to traditional demultiplexer 
circuits that sample at one half of the data frequency. This allows amulti-valued circuit to 
operate at two times the frequency of a traditional demultiplexer circuit. Although these de-
signs do attain high data rates, all characterization was done on-wafer without packaging the 
die, eliminating the package parasitics. 
In (8) an entire 10-Gb/s transceiver system is reported, meeting SONET OC-192 specifica-
tions in standard 0.18µm CMOS. This packaged system consists of a separate transmitter and 
receiver. In the design of the SERDES, the authors handle all data streams above 1.25-Gb/s 
using CML logic gates, below this frequency they switch to standard CMOS logic to reduce 
power consumption. The output driver is terminated with 50 SZ to reduce signal reflections 
from the output ports. To increase circuit bandwidth, the pre-driver design employs shunt 
peaking techniques, using spiral inductors. 
One reported method of extending the bandwidth of a driver circuit is with the use of 
pre-emphasis. Pre-emphasis is a method of reshaping the transmitted pulse to reduce the 
signal intersymbol interference (ISI) at the receiver. A simple example of this can be seen 
in Figure l.l. In this circuit, the single pole at the output causes the driver to have limited 
bandwidth. Under normal operation, only the bias current I B is active. If the bit period of 
the data is less than the settling time of the driver, the output will not settle before the next 
data transition. This can be seen as the dotted line in Fig. 1.1, where the output requires 
6 bit periods (Tb2t ) to settle to the final voltage of Vout , where Vout = I B * RL. If an additional 
emphasis current (oI) is added to the driver bias current, the circuit will the settle to Vout, 
where Vout = (IB ~-- DI) * RL, in the same 6 bit periods (solid line in Fig. 1.1) . The diagram 
shows how the solid transition passes Vomit within the bit period, however, if the next bit in 





0 2*Tb~t 4*Tb~t 
Figure 1.1 Basic Pre-Emphasis Example. 
6*Tb~t Time 
To avoid this overshooting, the emphasis current source is only on during bit periods where a 
transition is taking place. Therefore, the output will settle within the bit period while avoiding 
overshooting (semi-dashed line in Fig. 1.1) . The use of pre-emphasis can increase the maximum 
operating frequency as well as providing pulse shaping when driving long transmission lines 
(9) . Some overhead is associated with the design of pre-emphasis, including the extra power 
needed in the driver as well as additional logic to control the emphasis current source. 
Most reported PRBS generators in the gigabit range have been realized using III — V , 
bipolar, or HBT technologies. Devices in these technologies require large voltage drops across 
them, leading to the need for supply voltages greater than 2.5 V. This high supply voltage 
results in higher power consumption. Figure 1.2 shows a comparison of reported PRBS gener-
ators with the main design variables being maximum data rate and power consumption. This 
figure shows that very high operating frequencies have been reported, however, the circuits 
also consume power in the watt range. Although the design done in this thesis cannot compete 
with the raw speed of advanced technologies, the power consumption (^~ 75 mW) is a fraction 
of previously reported works. 
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Figure 1.2 PRBS Generator Performance [modified from (5)]. 
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CHAPTER 2. Review of Transceiver Architecture 
The main objective of a transceiver is to send and receive data through a channel. A channel 
is defined as the medium between the transmitter and receiver through which the data will 
propagate. This channel may be an optical fiber (light transmission), transmission line (copper 
transmission line or physical layer), or the atmosphere (wireless transmission) . Although the 
transceiver architecture is dependent on the transmission medium, they all contain similar 
building blocks. The following discussion covers the architecture of a physical layer serial 
transceiver. The basic function of a serial transmitter is to take low-frequency parallel data 
that is coming from a digital core, serialize the data and send it over a copper transmission 
line to the receiver. The receiver's function is to successfully detect the high and low data 
levels then deserialize the data into a lower frequency parallel stream that can be handled by 
a digital core. As the required data rate of the transceiver increases, the design of the building 
blocks becomes more difficult as process parasitics and maximum transistor switching speeds 
begin to limit circuit performance. 
A transceiver design will contain at least one transmitter and one receiver, allowing the 
system to send and receive data. An example of a transmitter architecture can be seen in 
Figure 2.1. In this diagram, an external clock is multiplied by a factor of N using a phased-
locked loop (PLL) to create the system clocks. The use of a PLL based frequency synthesizer 
allows the external clock reference to be low-frequency as well as enabling the system to change 
data rates with a change in the PLL feedback divider. The PLL clock is used to multiplex 
low-frequency parallel data into ahigh-frequency serial data stream. This data then passes 
through the driver, through the channel, and is loaded by the receiver on the other end. 
















Channel To Receiver 







Figure 2.2 Basic Receiver Architecture [modified from (10)]. 
RX Digital 
Core 
filters out the frequency dependent loss of the channel. After equalization, a limiting amplifier 
increases the data levels to an acceptable level for the latch, while removing the intersymbol 
interference (ISI) of the signal. To assure that the latch clocks the data in the center of its bit 
period, a PLL based clock recovery block is used. This clock recovery system also supplies the 
clock phases needed for the deserialization of the data stream. Although not all transceivers 
use these exact architectures, most designs are based on these main building blocks. 
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CHAPTER 3. PRBS Generator 
One of the main goals of this project was design for test. An obstacle that was faced in 
relation to the test of the high-speed driver, was the issue of generating a digital signal pattern 
at data rates of 5-Gb/s. At these data rates, test equipment that can produce random bit 
sequences are expensive and in the case of this project, were not available. Therefore, the 
PRBS generator test circuitry had to be designed on-chip. This chapter describes the theory 
and design of a 5-Gb/s, 27 - 1pseudo-random bit sequence generator. 
3.1 PRBS Theory 
A crucial block to the testing of a communications network is a PRBS generator. Running 
a PRBS signal through a channel or circuit reveals how the frequency response of the block 
contributes to the degradation or enhancement of the digital signal quality. Loss of digital signal 
quality often results from intersymbol interference. When the voltage level of an individual 
bit is dependent on previous bits, the signal contains intersymbol interference. A simple 
comparison of signal quality is seen in Fig. 3.1. In this figure, part (a) shows a digital tone 
passing through an ideal (no high-frequency loss) block and aband-limited (actual) block. 
The band-limited path shows a reduced output amplitude in comparison to the ideal path. 
However, all of the bits still have the same voltage swing, therefore, no ISI is present. Part (b) 
of the figure shows the same two blocks with apseudo-random digital bit stream. The actual 
path shows that when a PRBS signal is applied to a block with high-frequency loss, the output 
signal contains ISI. This ISI is seen best in the situation of having a single inverted bit after 
a long string of 1's or 0's. This example shows that to properly test ahigh-frequency data 
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Figure 3.1 Intersymbol Interference Related to (a) Tone Input Waveform 












Figure 3.2 Galois Implementation of LFSR [modified from (11)]. 
gm=1 
Pseudo-random bit generators can be created using linear feedback shift registers (LFSR) . 
A LFSR is a loop of m registers that contains one or more feedback paths as seen in the Galois 
implementation in Figure 3.2. In this figure the feedback gains (gl , 92, • • •, 9m-1) are either 1 
or 0 while the gain g„2 is always equal to 1. The output data stream of an LFSR will be a 
repeating sequence of bits, where the length of the sequence is less than or equal to 2"2 — 1, 
depending on the feedback gain taps. A sequence of length 2m — 1 is termed a maximal length 
sequence. In the design of a PRBS generator it is desired to choose the feedback taps such that 
the output will be a maximal length sequence, resulting in a more "random" data stream. 
As shown in (11), for a LFSR with m shift registers, there exists two or more feedback tap 
sets that will result in the LFSR producing a maximal length sequence. Eventually this shift 
register loop will have to be implemented in hardware, therefore, the number of feedback taps 
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should be minimized to reduce circuit power and size. Lookup tables can be found in (11; 12) 
to find the minimum feedback tap set that will result in a maximal length sequence for a given 
number of shift registers. The hardware implementation of Fig. 3.2 replaces the shift registers 
with Dflip-flops (DFF) and the sum blocks with exor gates. The design of these blocks for 
high-speed operation is discussed in the following section. An extension of this theory that 
is quite helpful in the design of high-speed PRBS generators, is the multiplexed LFSR. An 
example of this architecture can be seen in (5) where seven shift registers are split into two 
loops that are clocked on opposite phases. The output of these two loops are then multiplexed 
to create a PRBS signal that is twice the clock frequency. 
3.2 CML Logic Gate Design 
Several current-mode logic gates were designed for use in the PRBS generator and asso-
ciated circuitry. These logic gates included alatch, Dflip-flop, exor, 2:1 multiplexer, and a 
buffer stage. CML gates were chosen over standard digital gates as the operating frequency 
of the PRBS generator exceeds the maximum reliable operating speed of standard digital cir-
cuitry for this process. CML logic gates provide several advantages when compared to digital 
counterparts including: 
• Increased speed of operation resulting from reduced logic levels. 
• CML gates use fully-differential signals that help to reduce noise effects and increase 
power supply rejection. 
• Reduced power supply noise as CML gates have fairly constant biasing compared to 
digital logic that is switching. 
A block diagram of the basic resistor load CML gate is seen in Figure 3.3, where the dotted 
box represents aseries/parallel connection of current switches (NMOS devices) that perform 
the desired logic function. Resistor loads are used as opposed to active loads in order to reduce 






Figure 3.3 Standard Current Mode Logic Gate. 
3.2.1 Component Sizing 
The first step in the design of the CML logic gates is to find the NMOS current switch 
biasing that results in full current steering while minimizing the device delay. The analysis of 
a simple MOS differential pair in (13, Chapter 6.6) shows that the input differential voltage 
needed to fully switch the biasing current is found as, 
~vidl — V G ~VGS — Vt~ ~3.1~ 
Therefore, VG5 must be minimized to ensure that the current is fully switching in the differential 
pair. VG5 is defined as, 
VGS = 
I DL 
~ -f- Vt l~ W 
(3.2) 
Where I~' = µ'~2 °x . From Eq. 3.2 it can be seen that increasing the device width and decreasing 
the device length will reduce the differential input voltage needed to fully switch the biasing 
current . 
The second constraint in the CML gate design is to reduce the device delay which is directly 
related to the parasitic capacitance of the switching devices. This parasitic capacitance results 
in larger delay times through the CML logic gates, limiting the maximum operating speed. 
The parasitic capacitance associated with the MOS gate can be approximated as, 
C = 2WL G5 ~%ox (3.3) 3 
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Where Cox is the capacitance per unit area of the transistor oxide. The diffusion capacitance 
associated with the drain and source of the transistor can be approximated as, 
C'd2 f f = 2W Lmin cj + (W + 4Lmin) csw (3.4) 
Where C~ and Csw are process parameters related to the diffusion to bulk junction capacitance 
of the source and drain. From Eqs. 3.3 and 3.4, it is seen that the parasitic capacitance 
associated with the differential pair increases with an increase in the device width or length. 
Minimizing the device length increases current switching in the differential pair and also helps 
in minimizing the parasitics. Therefore, minimum length devices are used throughout the CML 
gate design. In contrast to the transistor length sizing, the width of the switching device needs 
to be optimized, as making the width large to increase current steering results in a longer delay 
through the CML cell. 
To find the optimum biasing point, a simple test simulation was used where a single differ-
ential pair was loaded by itself while a voltage step was applied to the input. The delay of the 
differential pair was measured as well as the current steering efficiency. These measurements 
were taken over changing device current densities (drain current over device width) while a 
constant drain to source voltage (VDS) was maintained. From Fig. 3.4, it is seen that below 
a current density of 40µm the steering flattens out and is above 98°0. To satisfy the current 
steering requirement, the current switches should be biased with a density of 40µm or less. µ 
Fig. 3.5 shows that below a current density of 30 m  the delay of the differential pair begins to µ 
increase quickly. To optimize both the device speed and switching, all current steering devices 
were biased with 35 m  . µ 
Minimum gate length transistors in 0.18~cm processes have a breakdown voltage requiring 
a supply voltage of 2.0 V or less. In order to keep all of the transistors in the CML gate in 
saturation, a headroom budget was developed assuming a maximum number of two stacked 
current switches. In this budget, is was also assumed that the CML cells would have an 
output voltage swing of 250 mV single ended peak-peak (sepp). This headroom budget is seen 
in Figure 3.6. The current switches are allowed a VDS of 600 mV which is the same biasing 
that was used in the optimization simulation. The current source is budgeted a drain to source 
13 
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Figure 3.5 Delay of Differential Pair. 
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Figure 3.7 Effect of Resistor Sizing on CML Logic Speed. 
voltage of 475 mV, so that the device can stay in saturation over process variations without 
having to make the transistor width excessively large. 
The last step in the design of the CML logic cells is to determine the value of the load 
resistor and biasing current. These design variables can be related to the CML output voltage 
swing by, 
Vcml(sepp) =RLIB (3.5) 
In this project, the output voltage of all the CML logic cells was set to 250 mZT, keeping the 
RLI B product constant. From a power consumption point of view, the load resistor value 
should be maximized, thus reducing the biasing current of the CML cells. From a speed point 
of view, the load resistor should be minimized, reducing the time constant on the output node. 
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The basic CML operation is seen graphically in Fig. 3.7, where the loading capacitor represents 
the next stage and device/routing parasitics. In the following analysis, it is assumed that the 
input voltage is exponential with a time constant of T = RLCL and that the current switches 
are ideal. Analysis of the simplified circuit (right side) in Fig. 3.7 results in the following 
frequency domain expression for the output voltage. 
IB RL vcml V°~s~ s + s2C R (1 + sR C r a 21L L L L S I 1+ s (2CLRL) + s (RLCL) J 
(3.6) 
Taking the inverse Laplace of this equation results in the following time domain expression of 
V° . 
v o (t) = vcml ~1—e ~:)—Te ~: )~ (3.7) 
It is well known that a single pole system will settle to within 99.8°0 of its final value after 6 
time constants. A plot of Eq. 3.7 in comparison to a single pole system (see Figure 3.8) shows 
that the CML gate requires approximately 8 time constants to settle to within 99.8°0. If the 
output node has a time constant larger than s th of data bit period, the output will contain 
intersymbol interference. Therefore, if the cell's capacitive loading is known, the maximum 
load resistance value can be calculated for a given data rate (f bit) by the following equation. 
RL < 8CL,fbit 
1 ~3.s~ 
This equation was used as a starting point in determining the load resistance for each CML 
logic cell. In the capacitance estimation, each CML cell was designed to drive two similar CML 
cells. After RL is known, the biasing current can be calculated using Eq. 3.5. In reality, the 
current switches do not turn on instantaneously, slowing down the bit transitions. If the finite 
current steering delay time is a factor, as it was in this design, the load resistance must be 
reduced to meet timing requirements. 
3.2.2 Non-Feedback Cells 
The sizing strategy explained above was used in the design of the buffer, exor, and 2:1 mux 
cells. These schematics are seen in Figures 3.9, 3.10, and 3.11 respectively. As seen in the 
16 
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Figure 3.8 Output Settling of CML Gates. 
schematics, the exor and buffer cells have a load resistance of 500 SZ and a biasing current of 
500 µA. The 2:1 multiplexer ha,s a load resistance of 225 SZ, due to the fact that the 2:1 mux 
operates at twice the data rate of the other cells in the PRBS design (see Section 3.3). 
3.2.3 Feedback Cells 
The latch and Dflip-flop cells contain a positive feedback stage, therefore, the timing anal-
ysis is slightly different than what was used in Section 3.2.1. The basic CML latch architecture 
is shown in Figure 3.12. When the clock signal is high, the first stage is biased and the output 
tracks the input signal. When the clock signal goes low, the second stage is activated and the 
latch goes into positive feedback, holding the output signal independent of the input. The siz-
ing of the first stage is done in a similar way to what was explained in section 3.2.1. However, 
the sizing of the positive feedback stage requires further analysis. 
In order to calculate the time constant of the CML latch, the comparator analysis in (14, 
Chapter 7.3) is followed. When the latch is in positive feedback mode, the circuit can be 
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0 V = OVpe RLCL (3.9) 
Where OV = VA — VB and OVo is the initial voltage difference at the start of the latch phase. 
Assuming that the gain of the feedback stages is much greater than one, the time constant of 
the latch can be a~~proximated as, 
C~ RL C~ 
klatch = 
9m RL 9m 
(3.10) 
This equation shows that the time constant of the latch, when in positive feedback, is inde-
pendent of the load resistance. From the small signal analysis of a FET device, the transcon-
ductance is given ~~y, 
= 4I ' 
W 
9m D~ (3.11) L 
Using Eqs. 3.3 and 3.4, with the assumption that the latch in Fig. 3.12 is loaded by a similar 
cell, an approximation for CL can be made. Using this approximation and Eq. 3.11, the device 
width needed for a given data rate can be calculated with the following equation, 
Lmin (g,f bit CL ) W = (3.12) 
2IB 1~' 
Where is is assumF~d that Lmin is being used to increase device speeds and reduce parasitic 
capacitance. This equation must be used carefully, as the load capacitance has a slight de-
pendence on the device width which is being calculated. Equation 3.12 was used as a starting 
point in the sizing ~~f the latching stage in Figure 3.12. 
The final schematics for the CML latch and DFF that were used in the design are seen in 
Figures 3.14 and 3..15, respectively. The DFF is simply a series connection of two latch cells 
that are clocked on opposite edges. 
Simulations were performed to verify the setup and hold times of the latch and DFF. The 
setup time is defined as the minimum time that the data is allowed to transition before the 
clock, such that thE~ DFF correctly latches the input signal and produces an acceptable output 
swing. The hold time is defined as the minimum time that the data needs to be held after 
the clock in order t~o correctly latch the input signal and produce an acceptable output swing. 






Figure 3.13 Latch in Positive-Feedback Mode of Operation [modified from 

















V0— "nch" "nch" VO 
VIN + A V 
VIN -1- ~1:180.~n ~18PJ.Bn L 
net `"=1.88u w =1.88u 
~fingers:l f ngers:l 









































:B SV SA 
~~3~On 
VSSA `^' -5u 
~fingers:1 
m=5 
Figure 3.14 Schematic of CML Latch. 
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Figure 3.16 Definition of (a)Setup and (b)Hold Times. 
Table 3.1 Simulated Setup and Hold Times of CML DFF. 
Process Setup Time (ps) Hold Time (ps) 
Nominal 12.2 36.9 
Fast 11.7 23.7 
Slow 12.5 38.5 
To check the DFF timing, a simulation was run where the input clock edge was slipped in 
relation to the input data edge. In this simulation, the input data was a 2.5 GHz sinusoidal 
signal (5-Gb/s) with a swing of 250 mV (sepp) . The simulated clock was a 5 GHz sinusoidal 
signal with a swing; of 400 mV (sepp) . Using sinusoids for the input waveforms represents 
worst case conditions for the CML cells. This simulation showed that as the setup/hold times 
were decreased, they DFF would correctly latch the input, however, the output amplitude of 
the DFF was reduced to a level that would cause failures in succeeding stages. Therefore, an 
output voltage swing threshold had to be set to represent a violation of the setup/hold times. 
It was found that a 20°~o reduction in the output amplitude would be enough to cause failure 
in the stages following the DFF. Using this number, the setup/hold times of the DFF were 
measured over process variations (Table 3.1) . The worst case conditions result in a setup time 
of 13 ps and a hold time of 39 ps. These minimum setup/hold times are acceptable for the 
200 ps period of 5-C~b/s data. 
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Figure 3.17 PRBS Generator Block Diagram. 
3.3 PRBS Generator Design 
Mux —o MUX 
The architecture that was used in the design of the 27 —1 PRBS generator was a multiplexed 
linear feedback shift register based upon the work done in (5) . The block diagram of this design 
is seen in Figure 3.17. This architecture provides an advantage over the traditional loop LFSR 
as the only cell in the design that operates at the full data rate is the 2:1 multiplexer, while 
the rest of the cells operate at half-rate. As seen in Eqs. 3.8 and 3.5, a lower bit rate results in 
the use of larger load resistors and smaller biasing currents. This, in turn, results in reduced 
power consumption. 
With the design of the CML logic gates done, the PRBS design required the connection 
and verification of the system in Fig. 3.17. When constructing the PRBS generator, attention 
was paid to input DC levels and the timing of the loop. Level shifting circuits had to be 
inserted in several places to properly bias the CML logic gates. The timing diagram for the 
top path of the PI~,BS generator in Fig. 3.17 is seen in Figure 3.18. This timing diagram 
uses the symbols a. & x to illustrate the propagation of the signals through the top half of 
the loop. After running several simulations, it was noted that an additional timing delay was 
needed at the inputs of the 2:1 mux. This delay helped to center the mux clock with the input 
data, producing a cleaner output signal. These buffers are seen in the final PRBS generator 
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Figure 3.18 PRBS Timing Diagram. 
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Figure 3.19 PRBS Generator Schematic. 
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In the PRBS design, attention was paid to the proper startup of the bit generator. LFSR 
loops are susceptible to initial conditions that cause the loop to get stuck in an undesirable 
state. One state that is possible in any LFSR is the initial condition where all of the shift 
registers have outputs of 0. In this case, the loop will continue to cycle 0's and will never 
produce a 1 bit at the output. A second case, which only effects fully differential LFSRs, is 
the initial condition where all the CML gates have zero differential voltage at their outputs. 
In this situation, the loop will produce a differential output voltage of 0 V and may remain 
in this state indefinitely. In order to avoid entering these undesirable states, a reset bit was 
added to the LFSR loop so that a 1 bit can be inserted into the loop to guarantee operation 
in the correct state„ 
Transient Spectre® simulations of the PRBS generator were done using fast, slow, and 
nominal transistor models to insure proper operation of the circuit over process variations. 
These simulations showed that the circuit operated correctly over process at an operating 
frequency of 5-Gb/s. The nominal transient simulation at this data rate is seen in Fig. 3.20. 
Although the slow process models caused circuit failure when the data rate was increased much 
above 5-Gb/s, the nominal and fast models showed operation into the 10-Gb/s range as seen 
in the nominal simulation of Figure 3.21. Although the circuit seems to be operating correctly 
at this frequency, the data is starting to show intersymbol interference as some bit levels are 
smaller than others. Operation of the generator was also verified down to a frequency of 1-Gb/s 
over process variations. This slow data rate simulation can be seen in Figure 3.22. 
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Figure 3.21 Nominal Simulation of PRBS Generator at 10-Gb/s. 
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Figure 3.22 Nominal Simulation of PRBS Generator at 1-Gb/s. 
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CHAPTER 4. Output Driver/Pre-Driver 
After a transceiver has processed and serialized low-frequency data, the information is sent 
through a driver to transmit the signal to the receiving device. The architecture of the driver 
is highly dependent on the channel through which the data is going to propagate. As explained 
in Chapter 2, this channel may be an optical fiber, copper transmission line (physical layer), 
or the atmosphere. The main challenge in the design of high-speed drivers is the handling 
of parasitics associated with the bondwire, pad, and electrostatic discharge (ESD) protection. 
This chapter discusses the design of an output driver and high-bandwidth pre-driver used in a 
physical layer transmission system for serial 5-Gb/s data rates. 
4.1 Transmission Line Driver Theory 
The main objective of the transceiver is to get information from the transmitter to the 
receiver through the channel. In the design of this project, the channel was assumed to be a 
50 S2 transmission line. The use of 50 S2 transmission lines, as opposed to higher impedance 
lines, comes from the fact that creating high impedance transmission lines is impractical. This 
is explained in (15, Chapter 3) using a coax cable transmission line as an example. The 
equation relating the characteristic impedance of a coaxial air line to the inner (Dl) and outer 
(D2) conductor diameters is given by: 
or, 
DZZo = 601n (Dl / 
Z 




As seen in Eq. 4.2, the outer diameter is related to the inner diameter by an exponential 
function. As the characteristic impedance of the coax is increased above 60 SZ, the difference 
between D2 and D1 grows rapidly, making the fabrication of a high impedance coax transmis-
sion line impractical. 
The driver serves to isolate the internal circuitry, provides power gain to drive the transmis-
sion line, and presents a low output impedance to reduce signal reflections. From (15, Chapter 
2), we see that the reflection coefficient (I') is defined as, 
__ ZL — Zs 
r  Z Z L+ S 
(4.3) 
Where ZL is the load impedance (receiver or test equipment) and ZS is the driver output 
impedance. As seen in Eq. 4.3, the closer the driver output impedance is to the complex 
conjugate of the load impedance, the smaller the reflection coefficient. Therefore, to minimize 
the efrect of reflections on the transmitted signal, the driver output impedance should be 
matched to the load termination. In the design of the driver, it is assumed that the transmission 
line is being loaded with a receiver or test equipment that has a 50 SZ termination. 
4.2 Driver Design 
The design of the driver is constrained by several specifications. The first, is that the 
output impedance of the driver must be 50 SZ to minimize reflections along the transmission 
line, as was seen in Section 4.1. If it is assumed that the driver architecture is similar to the 
CML differrential pair based circuits seen in Fig. 3.3, the resultant output impedance (source 
impedance) of the driver is, 
C 1 1 ~ —i 
D rds 
(4.4) 
Where rds is the output impedance of the differential pair transistor and is usually on the 
order of 1 kS2 for large switching transistors. Therefore, to get the correct output impedance, 
the driver load resistor (RD) should be set to 50 52. The second design constraint is the out-
put voltage swing, which is set by the transmission specification. For this design project it 
was assumed that the nominal output voltage swing was to be 300 mV (sepp). The equation 
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Figure 4.1 Schematic of Output Driver. 
for the output swing of the driver has a slight modification from Eq. 3.5, as that equation 
assumed that the CML cell was driving a purely capacitive load. In the output driver, the 
differential pair transistors see ahigh-frequency impedance of the load resistance in parallel 
with the driver output impedance. If it is assumed that both the load and source impedances 
are set to 50 SZ , then rout is equal to 25 SZ. Knowing that 300 mV (sepp) voltage swing is 
needed, the required biasing current is calculated to be 12 mA. Using this biasing current, the 
transistors in the driver were sized for maximum switching speed as explained in Section 3.2.1. 
The final driver schematic is seen in Figure 4.1. The last consideration in the driver design is 
to estimate the capacitive load at the output node of the driver. This load consists of the elec-
trostatic discharge devices, output routing parasitics, and the bonding pad capacitance (16) . 
As discussed in (17) this load capacitance is usually dominated by the ESD protection devices 
and pad capacitance. ESD devices have been reported in (17) with parasitic capacitances of 
less than 500 fF. Combining this with an estimation of the pad and routing capacitance, this 
driver was designed to operate with a load of 50 SZ and 1.0 pF. 
4.3 Pre-Driver Design 
In order to steer the high biasing current present in the output driver, the active devices 






Figure 4.2 Shunt Peaking in Simple Amplifier [modified from (18)]. 
capacitance as is seen from Eq. 3.3. In general, the internal circuits of the IC are not designed 
to drive large capacitances, therefore, apre-driver circuit is needed to interface the internal 
circuitry to the output driver. The main requirements for apre-driver are high-bandwidth and 
a large capacitance transformation ratio. The high-bandwidth assures that the pre-driver does 
not add any ISI to the data stream. The capacitance transformation means that the pre-driver 
can drive a large capacitance while maintaining a small input capacitance. The capacitance 
transformation ratio, in this case, is the ratio of the load capacitance (input of the driver) to 
the input capacitance of the pre-driver. 
One way to increase the bandwidth of an amplifier stage is to use shunt peaking as described 
in (18). Figure 4.2 shows a simple common-emitter amplifier with (a) resistor load and (b) 
resistor load with inductor in series (shunt peaked). The transfer function of circuit (a) is 
found to be, 
yout gm R (w) _ 
v2n 1 ~- ~wRC 
(4.5) 
This transfer function has one pole which sets the 3-dB bandwidth of the stage and is dependent 
only on the load resistance and output capacitance. Analysis of circuit (b) results in the 
following transfer function. 
vout 9'm (R -f- jwL)
(w) — _ 2 vZn 1 -}- ~ wRC w LC 
(4.6) 
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When compared to Eq. 4.5, this transfer function contains an additional pole and zero. The 
zero works to extend the bandwidth of the circuit by partially canceling the output pole. The 
frequency response of this transfer function is characterized by the ratio of the RC and R time 
constants. Using the constant m to denote this ratio, the following equation can be used to 
show how the series inductance affects the frequency response. 
L = mR2C (4.7) 
Where the ratio m can be set to get maximum bandwidth (gain-peaking), maximally flat 
response (no gain-peaking), optimum group delay (linear phase shift), or no shunt peaking 
(m = 0). If the peaking is set for optimum group delay (m = 0.32), the amplifier will have a 
bandwidth extension of approximately 60% (18). 
One issue that arises with the use of shunt peaking, is how to create the on-chip inductor. 
An integrated spiral inductor of value 1 nH to 10 nH can be several hundred microns on each 
side, consuming much of the chip area. It is also difficult to design spiral inductors with values 
of 10 nH or greater, while keeping the self resonant frequency in the gigahertz range (18). The 
use of active inductors or package bondwires can be used to reduce the large axea requirements 
of on-chip spiral inductors. Several reported examples that have used package bondwires as 
inductors can be found in (19) and (20). One problem with this method is that the value 
of the inductor is dependent on the length of the bondwire, a parameter that may not be 
adjustable depending on available resources. Another issue is that wafer level characterization 
of the circuit may not be possible unless the chip is packaged. 
The solution that was implemented in the design of the high-bandwidth pre-driver was the 
use of an active inductor to achieve shunt peaking. Several difFerent active inductor designs 
can be found in (21) and (22). The use of an active inductor results in a smaller chip area and 
an inductance value that can be controlled with a precision passive device. The active inductor 
design in this project followed the work reported in (22). In this design, the active inductor is 
realized using a single NMOS transistor and a resistor. The circuit (a) and corresponding small 
signal model (b) of the active inductor can be seen seen in Fig. 4.3. To solve for the impedance 




Figure 4.3 Active Inductor (a) Circuit and (b) Small Signal Model. 
small signal model in Fig. 4.3. Applying Kirchoff's current law to this network results in the 
following equations, 
Zx = vgs9m + v~9ds + (vx —vgs ) G'x (4.$) 
(21x — vgs) Gx = vgssCgs 
Using these two equations, the active inductor impedance is found to be, 
vx 1 -}- sCgsRx 
zx = _ 
Zx (9'm + 9ds) + sCgs (1 ~' 9'ds Rx ) 
(4.9) 
(4.10) 
This result is then compared to the impedance of a simple three element inductor model as 
seen in Figure 4.4. 
l+s(~) l+s(R P ) 
zind = r  '"    (4.11 
R p -~ s I Cp + s \ Rn / J R~' +' sCPL 
Comparing Eq. 4.11 to Eq. 4.10, the inductance (L), parasitic resistance (Rp), and parasitic 
capacitance (Cp) of the inductor model can be mapped to circuit parameters in the active 
inductor. Doing this results in the following relationships, 
Rp — 
1 
9m -~- gds 
Cp =Cgs (1 +9dsRx) 
L= Cgs 
R~ 




Equation 4.14 shows that the inductance value of the active device can be controlled with the 





Figure 4.4 Three Element Inductor Model. 
calculated, 
1 1 
wo =  _ (4.15) 
V LCp C Rx+Rx9ds 9s 9m+gds 
In this equation, both Cys and g„2 are dependent on the transistor width as seen in Eqs. 3.3 
and 3.11. Due to the fact that the gate to source capacitance term is outside of the square root, 
it can be shown that as the transistor width increases, the resonant frequency of the active 
inductor will decrease. It is also seen that increasing the value of the gate resistor, Rx, will 
decrease the resonant frequency of the active inductor. A plot of resonant frequency versus 
device width is seen in Fig. 4.5, where is is assumed that minimum gate length is being used. 
This graph shows that the resonant frequency is above 5 GHz for small device widths (< 5µm) 
and a gate resistance of approximately 10 I~SZ. 
A disadvantage of this active inductor, from an RF standpoint, is that it has a rather 
low Q due to the parasitic resistance relationship to the device g,-,2 and gds . Although this 
may be an issue in true RF circuit design, it is not an issue in the pre-driver design, as the 
parasitic resistance of the active inductor also acts as the amplifier load resistance. Another 
disadvantage is that a DC voltage of VGS is present across the terminals of the device. This 
becomes an issue when the device is being used in small feature size CMOS processes that 
restrict supply voltages to less than 2.5 V, as it limits the available headroom in the design. 
One way to remedy this issue, as discussed in (22), is to add an additional DC voltage in series 
with the the gate resistor to remove a large portion of the DC drop across the active inductor. 
Since this additional supply voltage will not take any DC current (terminated with gates of 
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Figure 4.5 Active Inductor Resonant Frequency vs. Transistor Width. 
FET devices) the voltage can be created on-chip with a voltage boosting circuit. The design 
of this boost circuit is discussed in Section 4.4. 
A single stage of the pre-driver design is seen in Figure 4.6, where the gate resistor (R~) 
is replaced with a PMOS device that operates in the linear region. This device is guaranteed 
to be in the linear region as only a small amount of gate leakage current will flow through the 
device. The resistance of a PMOS device in the linear region is known to be, 
rds = 
1 
µpCo~ L ~Vsc — Vt) 
Substituting the sources found in Fig. 4.6 into this equation results in, 
1 
rds 
C W V— V 
_ V 
I~p ox L ( X C t) 
(4.16) 
(4.17) 
This allows the efrective inductance (and peaking) of the pre-driver stage to be tuned with the 
control voltage Vc. The PMOS sources are connected to the DC voltage VX, which is designed 
to be approximately one Vt above the supply voltage, reducing headroom issues in the circuit. 
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Figure 4.6 High-Bandwidth Pre-Driver Stage. 
Where it is assumed that transistors Ml and M2 have the same device length. This shows that 
the DC gain of the pre-driver stage is dependent only on the geometric ratio of two devices, 
making the design tolerant to process and temperature variations. 
To get a large capacitance transformation ratio out of the pre-driver, it is useful to split 
the design into several stages of increasing sizes. This strategy allows the first stage to have 
a small input capacitance and the last stage to have a large driving capability. From the 
design of the PRBS generator and output driver, the input drive strength and output loading 
were known. With this information, the required capacitance transformation ratio was found 
to be around 64. The pre-driver stage in Fig. 4.6 was simulated to determine the maximum 
capacitance transformation ratio possible for a single stage where the DC gain of the stage was 
kept above 0 dB and the -0.5 dB bandwidth was past 2.5 GHz. These simulations showed that 
a single stage could give a capacitance transformation ratio of 4. To get the desired ratio of 64, 
three pre-driver stages were needed in the design. The first stage (Fig. 4.7) was designed to 
meet the input capacitance requirement. The following 2 stages were designed with 4 times 
the transistor size and biasing current of the previous stage. 
AC sweeps of the entire 3-stage pre-driver were run while changing the active inductor 
control voltage. These simulations (Figure 4.8) used the actual driver circuit as the load. As 
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Figure 4.7 Schematic of Single Pre-Driver Stage. 
4.4 Voltage Boost Design 
In order to reduce headroom issues in the pre-driver design, an additional source was needed 
that was approximately one Vt above the supply voltage. To avoid the need for an extra pin 
to the integrated circuit, as well as an additional supply off-chip, it was decided to design 
an on-chip voltage boost circuit. The load of the boost circuit is purely capacitive, making 
the design much simpler than if it had to source a DC current. The design of this circuit is 
based on the work done in (22) . In this design, a clock signal is AC coupled, run through 
a peak-detector that is referenced one threshold above the supply, then low-pass filtered to 
remove the clock noise (Fig. 4.9) . The diodes in the block diagram were realized using diode 
connected transistors. The use of an NMOS device as the reference results in too large of a 
Vt, as the transistor has a source to bulk voltage of 1.8 V. Using a PMOS reference allows the 
source and bulk to be tied together in separate n-well, thus minimizing the device threshold 
voltage. These changes are seen in the final boost circuit schematic of Figure 4.10. 
The boost circuit was designed to operate with a clock signal that was 4th of the PRBS 
generator clock frequency (250 MHz to 625 MHz) . Simulations were run over process variations 
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Figure 4.9 Block Diagram of Voltage Boost Circuit [modified from (22)]. 
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Figure 4.10 Schematic of Voltage Boost Circuit. 
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Table 4.1 Voltage and Settling Time of Voltage Boost Circuit. 
Freq. (GHz) Process Tsettte (µs) VX (V) 
625 nominal 5.0 2.19 
625 slow 9.4 2.17 
625 fast 3.0 2.20 
250 nominal 4.6 2.21 
250 slow 5.4 2.20 
250 fast 3.6 2.19 
prcjectl_tsmc0p':8 test_hv_gen scremet:c Ju! 8 ??:04:2? 2003 
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Figure 4.11 Start-up of Boost Circuit. 
to insure that the output, Vx, settled to the desired voltage within a reasonable amount of 
time (Table 4.1) . One example of these simulations can be seen in Fig. 4.11, where the boost 
output settles to 2.2 V within 5 QCs. 
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CHAPTER 5. System Biasing 
An important part of any circuit design is to properly bias the individual blocks of the 
system. This biasing must be done in such a way that process and temperature variations do 
not result in circuit performance degradation. This chapter describes the design strategy that 
was used to bias the individual block of the integrated circuit. 
5.1 Design for Process Variations 
The cells in the PRBS generator are current mode logic with resistor loads. Process varia-
tion of the poly sheet resistance results in a change in the load resistor value, hence a change 
in the CML gate output voltage swing (assuming that the biasing current in the CML stage 
remains constant) . In most CMOS processes, this sheet resistance variation can be on the 
order of ~20°~0, which results in a ~20°~o change in the CML output voltage swing. One way 
to remove this dependence of the output voltage swing on the sheet resistance is to give the 
CML biasing current a negative dependence in relation to the sheet resistance. This way, when 
the resistance changes by -}-10°~o the CML biasing current will change by —10% resulting in no 
change in the CML output voltage swing. 
Figure 5.1 shows a simplified diagram of the biasing scheme that was used in this design. An 
equation for CML output voltage swing can be derived in terms of the process sheet resistance, 
input bias voltage, device parameters, and opamp gain. Using the equation for an opamp with 
finite DC gain Ao, the following equation can be derived, 







Figure 5.1 Project Biasing Scheme. 
where ~ = µnCox L . Rearranging this equation results in the following relationship, 
I B (RB -~ Ao RB) -~- I B
Solving Eq. 5.2 for I B using the quadratic equation, 




where it was assumed that Ao » 1. Using this equation, we can solve for the output differential 
voltage swing of the CML cells by inserting Eq. 3.5. 
  2 
— 1~ ~ 1 A~ -}- 4RB v re f 
vcml = RL  ~ ~ ~ 2RB
(5.4) 
Eq. 5.4 shows that if the DC gain of the opamp and the ~3 of the biasing device (M1) are laxge, 
the output voltage swing of the CML gates becomes independent of the poly sheet resistance 
as, 
VCML = 1 RB) Vref (5.5) 
Where both RB and RL are on-chip resistors. This biasing helps to stabilize the CML logic 
output levels over process and temperature variations. 
The pre-driver stages have a gain that is only dependent on the device sizes and therefore 
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Figure 5.2 Schematic of Biasing Cell. 
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frequency response of the stage. Therefore, it is desirable to have the high-bandwidth stages 
biased with a current that has low variation over process and temperature. This current was 
realized using the same bias cell seen in Fig. 5.1, where the resistor RB is replaced with an 
external resistor. Assuming a high DC opamp gain, the biasing current for the high-bandwidth 
stages becomes a function of the biasing voltage, VB, and the external resistor value. 
5.2 Master Bias Design 
The final version of the biasing cell is seen in Figure 5.2. This cell provides 100 µA nominal 
biasing currents to the CML logic cells, high-bandwidth buffers, and the output driver. The 
opamp was realized with asingle-stage differential pair that drives the two biasing devices. 
The opamp was biased with a simple two transistor voltage generator that is active any time 
the supply voltage reaches 1.5 V. Although this bias voltage is not very accurate, its value is 
not critical to the operation of the opamp. The gate capacitor seen on the output node Vo was 
needed to stabilize the opamp in its feedback configuration. The circuit was designed for an 
input voltage (VB) of 750 mV and a 7.5 I~SZ external resistor. 
Simulations were done over process variation to insure that all of the devices in the cell 
were correctly biased and that the feedback path provided stable operation. A nominal AC 
response of the feedback path is seen in Figure 5.3. As seen in this figure, the bias circuit has 
a phase margin of over 70 degrees. The DC gain of the single-stage opamp is 26 dB, which is 
high enough for this application. 
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Figure 5.3 AC Response of Bias Generator Circuit. 
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CHAPTER 6. Layout and Top-Level Verification 
After the schematic design of the project was completed, it was verified through simulation 
with package and off-chip parasitics. Following this, the layout was created and checked using 
design rule (DRC) and layout versus schematic (LVS) verification tools. This chapter discusses 
the final top-level simulations, layout issues that were taken into consideration while completing 
the design, as well as the design of the ESD devices that were used to protect the integrated 
circuit pins. 
6.1 Layout Considerations 
Following the completion of the circuit verification, layout of the individual cells was initi-
ated. While doing the layout, careful attention was placed on several areas including: 
• Device matching 
• Electromigration/fuse rules for high-current paths 
• Layout for ease of testability 
• Clock distribution 
. Electrostatic discharge issues 
Device matching techniques such as interdigitation, common-centroid layouts, and dummy 
devices were used in all cells that contained differential pair structures. These layout techniques 
reduce mismatch of device parameters by insuring that both transistors in a differential pair 
are subject to the same processing and parasitic capacitance. 
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Due to the fact that the design contains cells that draw current in the mA range (i.e. 
output driver), design rules had to be followed relating to electromigration and metal fusing. 
Electromigration and metal fusing are problems that become an issue when large currents are 
passing though metal traces on the chip. If the trace cross section is not large enough, the 
trace can heat up and open (fuse) or atoms within the trace can move (electromigration) . To 
avoid these issues, high current paths must be widened to increase the cross section of the 
trace. 
Test points were distributed throughout the system to insure that the design can be de-
bugged if any problems arise. Output pins were added to key areas of the design, such as 
the master bias, high-voltage generator, and divide-by-4. These test points allow signals to be 
measured, as well as allowing voltages to be changed externally if a block is not functioning 
properly. The design of the input clock and output data pads allow for characterization of the 
integrated circuit without a package using RF wafer probes. 
Clock distribution was a key design issue in the PRBS generator where clock delays from 
one area of the layout to another can cause degradation of timing margins within the system, 
resulting in circuit failure. A floor planning technique was used in the PRBS generator that 
minimized the distance between the CML cells in the design. Also, a clock buf~'er was added 
to the input of the PRBS generator to insure that the clock signal has the drive strength to 
provide all of the CML logic gates with sufficient signal swing. 
Any integrated circuit is subject to being damaged by an ESD event. Even if precautions are 
taken when handling the IC, the packaging and testing of the die can cause damage. To protect 
against ESD issues, some simple devices were created to protect the circuit input/output (I/O) . 
This ESD design is discussed more in Section 6.3. 
6.2 Parasitic Estimation 
The first step in the top-level verification was to make estimations of the package, board, 
and on-chip parasitics. This includes bondwires, transmission lines, ESD devices, and bonding 
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Figure 6.1 Parasitics Related to Physical Transceiver. 
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bonding pad and ESD devices (CL), however, the Bondwire parasitics had to be estimated. 
The Bondwire acts as an inductor, therefore, the parasitics used in Fig. 6.1 are similar to the 
model in Figure 4.4. Data relating the Bondwire diameter to its corresponding parasitics is 
given in (23) . This reference estimates an inductance of 1.0 m  and 0.5 m  for 1 mil diameter 
Bondwire. These estimations were used in the verification of the transmitter, assuming that 
2 mm length wires would be used in the packaging of the chip. 
6.3 ESD Protection 
Electrostatic discharge is a phenomena that can be caused by human, machine, or by 
self-charging of a die (24) . An ESD event can produce voltages in excess of 10 kV, much 
greater than the gate and drain breakdown voltages of small feature size CMOS transistors. 
The presence of these large voltages on-chip can result in damage to the I/O devices, causing 
circuit failure or performance degradation. In order to protect the chip from ESD events, 
protection devices are used to discharge large potentials before they cause damage to on-chip 
circuitry. Although the purpose of this project was not the design of reliable ESD structures, 
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Figure 6.2 ESD Protection Used in Project. 
A simple protection strategy is the use of grounded-gate MOS (GGMOS) devices to dis- 
charge ESD events (24, Chapter 2.2). GGMOS devices are off during normal operating condi-
tions and will only discharge current during an ESD pulse. The ESD strategy that was used in 
the project I/Os is seen in Figure 6.2, where the ESD resistor was omitted on high-frequency 
or high-current pins. In order to model the capacitance described in Section 4.2, the size of the 
GGMOS were increased until the parasitic capacitance was close to 700 fF. While completing 
the layout of the GGMOS devices, attention was paid to maximizing the gate to drain contact 
spacing, a major contributor to ESD reliability (25). 
6.4 Top-Level Simulation 
A block diagram of the top-level design can be seen in Fig. 6.3. Located in the top right-
hand corner of the diagram is the master bias cell that provides all of the biasing currents for 
the individual blocks. The main circuit input is the differential clock (left side) that drives 
both the clock buffer and a CML DFF based divide-by-4 circuit. After the divide-by-4, the 
clock is converted from a CML level (250 mV differential) to the CMOS level (1.8 V single 
ended) needed to operate the voltage boost block that was described in Section 4.4. This 
voltage boost circuit provides the inductively peaked amplifiers with the headroom conserving 
bias voltage. The clock buffer uses the same architecture as the pre-driver, where a tuning 
voltage (CTUNE) is used to control the peaking in the clock signal. This buffer is needed 




























PRBS generator with sufficient signal swing. Using the inductively peaked amplifier in the 
buffer also allows the shape of the clock signal to be modified for operation over a wide range 
of data rates. The output of the PRBS generator is a random bit stream with a data rate of 
2 *Falk • The PRBS data stream then passes through the pre-driver that is tuned with the 
control voltage DTUNE. The pre-driver is loaded with the 50 SZ output driver. 
The final layout of the top-level without ESD protection and pads was around 300 µm x 270 µm 
(see Fig. 6.4). This layout was then placed into a 28-pin pad frame with ESD protection de-
vices. The final fabricated design was approximately 850 µm x 850 µm. 
6.4.1 Eye Diagrams 
A helpful tool in characterizing intersymbol interference in a digital bit stream is the eye 
diagram. An eye diagram is a manipulation of a transient response that allows the levels of 
each individual bit in a data steam to be compared to one another. An eye diagram is created 
by dividing a transient response into time sections that are equal to the data bit period. These 
sections are then superimposed on top of each other, allowing the comparison of bit levels that 
occur at dif~'erent times. An example of a transient response and its eye diagram are seen in 
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and therefore has a wide open data eye, while (b) shows how the eye closes as ISI is added to 
the data signal. The data eye is defined as the area in the center of the eye diagram where 
there are no signal traces. 
In order to characterize the transmitter functionality, a program was created using MAT-
LAB to plot eye diagrams from transient simulation data. In addition to the graphics, the 
program finds the horizontal and vertical eye openings as percentages of the bit period and 
output swing, respectively. An example output of the MATLAB code is seen in Fig. 6.5. 
6.4.2 Top-Level Simulation Results 
Top-level simulation of the design was done using the parasitics described in Figure 6.1 as 
well as the ESD protection devices from Section 6.3. It can be assumed that the simulation 
results given in this section use all of the package parasitics and an extracted (lumped capaci-
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Figure 6.5 Eye Diagram Example for Signal with (a) No ISI and (b) Heavy 
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0 84.2 96 
0.3 84.2 96 
*0.6* 84.8 96 
0.9 80.5 96 
1.2 72.1 96 
1.5 59.3 88 
rates, and inductive peaking control voltages (VTUNE and CTUNE in Fig. 6.3). 
The nominal simulation result for a data rate of 5-Gb/s is seen in Figure 6.6, where 
CTUNE = 1.0 V and DTUNE = 0.6 V. As seen from the measurements at the bottom of 
the figure, the vertical eye opening is 84.8% and the horizontal eye opening is 96.0%. Table 6.1 
shows the effect that the inductive peaking control voltage has on the data eye for a data rate 
of 5-Gb/s with nominal transistor models. This table shows that to minimize ISI at this data 
rate, a tuning voltage around 0.6 V should be used. Also shown are the Spectres simulation 
results at 5-Gb/s with fast (Fig. 6.7) and slow (Fig. 6.8) models. 
From simulations, it was found that the system worked with nominal transistor models up 
to a data rate of 8-Gb/s (see Fig. 6.9). This figure shows how the limited bandwidth of the 
design results in signal ISI. Table 6.2 shows how the inductor control voltage effects data eye 
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Figure 6.6 Optimized Eye Diagram at 5-Gb/s with Nominal Models 
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Figure 6.7 Optimized Eye Diagram at 5-Gb/s with Fast Models 
(CTUNE = 1.0 V, DTUNE = 0.9 V). 
51 









28 3 3.2 3.4 3.6 3.8 
Time 
4 
0 0.2 0.4 0.6 0.8 1 1.2 1.4 








x 1Q ~o 
Figure 6.8 Optimized Eye Diagram at 5-Gb/s with Slow Models 
(CTUNE = 1.5 V, DTUNE = 0.9 V). 






0 56.6 92 
0.3 57.8 92 
0.6 58.4 88 
*0.9* 61.2 88 
1.2 59.4 81 
1.5 46.9 60 
quality at this speed. The optimum control voltage is found to be approximately 0.9 V at 
8-Gb/s. 
The system was also tested at data rates down to 1-Gb/s as seen in the nominal simulation 
of Figure 6.10. Table 6.3 shows that to increase the data eye opening at a 1-Gb/s, the value 
of the peaking inductor is to be minimized (DTUNE = 0 V). Also shown is an example of 
the overshooting that can occur in the signal when the peaking inductor value is too high 
(Fig. 6.11). 
By looking at the optimum tuning voltages in Tables 6.1, 6.2, and 6.3, it can be seen that 
an increasing data rate requires a larger peaking inductor (laxger DTUNE bias voltage) in the 
pre-driver. Although the optimum inductor value changes dependent on the frequency, these 
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Figure 6.9 Optimized Eye Diagram at 8-Gb/s with Nominal Models 
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Figure 6.10 Optimized Eye Diagram at 1-Gb/s with Nominal Models 
(CTUNE = 1.5 V, DTUNE = 0 V). 
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Figure 6.11 Overshooting Eye Diagram at 1-Gb/s with Nominal Models 
(CTUNE = 1.5 V, DTUNE = 1.5 V). 






*0* 89.1 98 
0.3 88.5 98 
0.6 88.3 98 
0.9 85.2 98 
1.2 79.1 98 
1.5 66.4 96 
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tables also show that a set tuning voltage of around 0.6 V would provide adequate eye openings 
from 1-Gb/s to 8-Gb/s. 
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CHAPTER 7. Measured Results 
This chapter explores all aspects of measurements taken on the integrated circuit. This 
discussion includes test board design, test setup, and measured results from the circuit. Finally, 
a comparison is made between the measured lab data to the Spectres simulations in Section 
6.4.2. 
In order to receive accurate measurements from the design, it is desired to have continuous 
transmission lines from the integrated circuit pins to the test equipment on all high-speed 
signal lines. This was achieved by mounting the IC (Figure 7.1) package (28 pin leadless chip 
carrier) on a microwave test board milled from Rogers 4000 series laminate material. ADS 
LineCalc~ was used to find the optimum width of the 50 SZ microstrip transmission lines that 
were routed from the IC pins to sub-miniature assembly (SMA) connectors at the edge of the 
board. Coax transmission lines were then used to connect the test equipment to the boaxd. 
A picture of the IC and test board can be seen in Fig. 7.2. The following sections discuss the 
testing of the individual blocks in the system. 
7.1 System Biasing 
The first measurements taken on the chip were related to the operation of the biasing 
system, as problems with this block would inevitably lead to problems in other circuits. These 
measurements were taken using several external test points as well as monitoring the power 
consumption of the entire chip. Using an external test point, operation of the biasing opamp 
was verified by varying the input bias voltage and monitoring changes in the feedback voltage. 
A total power consumption of 38 mA was measured in comparison to the simulated value of 
44 mA. This lower power consumption can be attributed to the poly sheet resistance of the 
Figure 7.1 Photograph of Fabricated IC. 
Figure 7.2 Photograph of IC Mounted on Test Board. 
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chip, which was found to be approximately 8°~o high. 
7.2 Divide-by-4 and Voltage Boost 
In order to test the operation of the divide-by-4 and voltage boost cells, a differential clock 
signal was applied to the chip using the HP8133A pulse generator. Using an Agilent 86100A 
oscilloscope, the signal at the output of the divide-by-4 was measured to be 4th of the input 
clock signal frequency. The maximum operation of the divide-by-4 circuit exceeded the 3.3 GHz 
clock that the pulse generator could provide. Measurements taken on the voltage boost block 
revealed that this circuit does not operate correctly. The DC voltage measured at the output 
was around 1.75 V, 450 mV below the expected 2.2 V. At this point in time, it is not obvious 
as to why this block does not operate correctly. Although this block failed to provide correct 
biasing, the test point at the output of the boost circuit allows an external source to override 
the internal voltage, thus bypassing this block. 
7.3 PRBS Generator 
In order to verify operation of the PRBS generator, the test setup seen in Figure 7.3 was 
assembled. In this figure, a phase shifter is used to create complimentary clock signals, where 
the phase shift is dependent on the input frequency. The validity of the PRBS generator output 
signal was verified using spectral analysis. By measuring the spacing of lines in a section of 
the output data spectrum, the sequence length (SL) of the PRBS signal can be determined 
using the following equation, 
SL — Datarate ~7 1~ 
Of 
Where O f is the spacing of the spectral lines. This measurement was taken using an Agilent 
E4411B spectrum analyzer for data rates of 2-Gb/s, 5-Gb/s, and 7-Gb/s. The spectrum for 
the 5-Gb/s case is seen in Fig 7.4, where the spectral spacing is approximately 39.5 MHz. 
Using Eq. 7.1, the sequence length was calculated to be 127 bits, as expected from a 27 — 1 
PRBS generator. Above 7.2-Gb/s, the output data stream was unstable and would die out 
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Figure 7.4 Spectral Spacing of PRBS Data at 5-Gb/s. 
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Figure 7.5 Output Eye Diagram at 2-Gb/s Data Rate. 
7.4 Pre-Driver and Output Driver 
The test setup in this section was similar to that seen in Fig 7.3, however, both outputs 
of the chip are connected to the Agilent 86100A wide-bandwidth oscilloscope. Using this test 
setup, operation of the driver and pre-driver were verified using eye diagram measurements. 
Optimized eye diagrams at 2-Gb/s and 5-Gb/s can be seen in Figures 7.5 and 7.6, respectively. 
These eye diagrams closely match the simulation results given in Section 6.4.2. The eye am-
plitude was measured to be approximately 80% of the nominal simulated amplitude. This is 
most likely a result of transmission line losses between the chip and the test equipment. 
At each operating frequency, the clock and data pre-drivers can be tuned to optimize the 
data eye opening. The higher the data rate, the more pronounced the effect the tuning voltage 
has on the eye opening. This is shown in Fig. 7.7, where eye diagrams are shown with (a) no 
inductive peaking and (b) optimized inductive peaking. This figure shows that at 7-Gb/s, the 
eye height opening can be increased from 25% to 55%, while the eye width opening can be 
increased from 73% to 95%. 
By slightly increasing the supply voltage to 1.9 V, operation of the entire system was found 
to exceed 7-Gb/s on both packaged integrated circuits that were tested. This measured result 
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is slightly less than the 8-Gb/s that was simulated with fast and nominal models. Overall, the 
measured results showed good correlation to Spectres simulations. 
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CHAPTER 8. Conclusions 
8.1 Summary of Work 
This work demonstrated the successful analysis, design, simulation, and lab measurement 
of several high-speed logic building blocks. The need for these high bandwidth logic blocks, was 
shown to stem from the demand for increasing data rates in serial communication devices. Early 
sections of this paper reviewed state-of--the-art designs related to high-speed serial transceivers. 
These publications contained several solutions related to the extension of circuit bandwidth. 
These solutions included the use of pre-emphasis, multi-level signaling, and shunt peaking 
techniques. The latter sections of this work discussed the transistor level design and simulation 
of a high data rate 27 - 1pseudo-random bit sequence generator and output driver. To push 
the limits of the 0.18µm process, analysis was given on optimization of current mode logic 
gates, as well as the use of a multiplexed linear feedback shift register to generate the random 
bit sequence. The line driver circuit incorporates tunable active inductors to extend circuit 
bandwidth across a range of data rates. Lab measurements taken on the fabricated integrated 
circuit closely matched computer simulations results, leading to the conclusion that the layout 
techniques used in the design helped to increase device matching and reduce parasitics. The 
fabricated circuit was measured to have a maximum operating frequency of 7-Gb/s with a 
total power consumption of 74 mW. 
8.2 Future Work 
Extension of this work could be used in the design of an entire physical layer serial trans-
mitter. Most of the analysis used in the design of the pseudo-random bit sequence generator 
could be extended to the design of serializer/deserializer (SERDES) blocks. PRBS generators 
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contain feedback paths and are generally more complex than standard SERDES designs. For 
this reason, it is believed that the the creation of SERDES, using the CML logic gates in this 
design, could approach data rates of 10-Gb/s. The line driver design done in this work could 
be directly applied to a gigabit serial transmitter. Most of the time and analysis required in 
extending this work to a full transmitter would be in the design of the phased-locked loop. 
Although the CML cells in this design could be used to create the phase detector and frequency 
divider, the phased-locked loop voltage controlled oscillator would most likely be an LC type, 
requiring spiral inductor design and modeling. 
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